Can all registered uses please login, even just for a few minutes..
It helps build a picture where our "good traffic" is coming from..
Thanks :)

ReAgnus Board (Design Complete)

Help & news on accelerators from TF, Amiga, Atari, CD32 etc

Moderators: terriblefire, Terriblefire Moderator

Post Reply
User avatar
exxos
Site Admin
Site Admin
Posts: 28678
Joined: Wed Aug 16, 2017 11:19 pm
Location: UK
Contact:
Contact exxos

Re: ReAgnus Board (Design Complete)

Post by exxos »

What FPGA is that then ? Assume it must have 5V tolerant IO ports or something as @terriblefire original had buffers on it.
Top
Gooeyblob
Posts: 43
Joined: Thu Feb 28, 2019 8:23 pm

Re: ReAgnus Board (Design Complete)

Post by Gooeyblob »

ICE65l04f-tcb132c from the schematics.
Top
User avatar
alexh
Site sponsor
Site sponsor
Posts: 1364
Joined: Tue Oct 17, 2017 4:51 pm
Location: Oxfordshire

Re: ReAgnus Board (Design Complete)

Post by alexh »

Doesn't say 5v tolerant in the datasheet
Senior Principal ASIC Engineer - SystemVerilog, VHDL
Thalion Webshrine - http://thalion.atari.org
ST,STf,STfm,STe,MegaST,MegaSTe,Falcon060
A500+,A600,A4000/060,CD32,CDTV
Top
cmorley
Posts: 296
Joined: Tue May 28, 2019 5:46 pm

Re: ReAgnus Board (Design Complete)

Post by cmorley »

alexh wrote: Wed Sep 07, 2022 6:23 am Doesn't say 5v tolerant in the datasheet
The absolute max ratings near the end of the datasheet say 5.5v for (most of) the IO.
Top
User avatar
exxos
Site Admin
Site Admin
Posts: 28678
Joined: Wed Aug 16, 2017 11:19 pm
Location: UK
Contact:
Contact exxos

Re: ReAgnus Board (Design Complete)

Post by exxos »

nnnohaglligabkcd.jpg
nnnohaglligabkcd.jpg (48.04 KiB) Viewed 2251 times
Top
Gooeyblob
Posts: 43
Joined: Thu Feb 28, 2019 8:23 pm

Re: ReAgnus Board (Design Complete)

Post by Gooeyblob »

Banks 0,1 and 2 are 5v tolerant, bank 3 will interface with the 3.3v 4MB PSRAM x 2 ...
Top
Post Reply

Return to “Terriblefire's channel”