Shifter LOAD behaviour

General discussions or ideas about hardware.
User avatar
Smonson
Posts: 717
Joined: 28 Oct 2017 10:21
Location: Canberra, Australia

Re: Shifter LOAD behaviour

Post by Smonson »

I'm not sure if it would be of use, but the verilog shifter model that I based on ijor's schematics was split out into its own repo here: https://github.com/smonson78/st-shifter-verilog
User avatar
Badwolf
Site sponsor
Site sponsor
Posts: 3043
Joined: 19 Nov 2019 12:09

Re: Shifter LOAD behaviour

Post by Badwolf »

Smonson wrote: 28 May 2025 02:09 I'm not sure if it would be of use
Thanks Smonson! It probably doesn't have a direct application but it's certainly useful!

Since I'm trying to read the output of that and back-infer what it's doing to have a blow-by-blow breakdown of what it's doing is most helpful indeed.

I can also perhaps copy some of the nomenclature and the style for consistency.

Cheers,

BW
DFB1 Open source 50MHz 030 and TT-RAM accelerator for the Falcon
Smalliermouse ST-optimised USB mouse adapter based on SmallyMouse2
FrontBench The Frontier: Elite 2 intro as a benchmark
User avatar
Smonson
Posts: 717
Joined: 28 Oct 2017 10:21
Location: Canberra, Australia

Re: Shifter LOAD behaviour

Post by Smonson »

Badwolf wrote: 28 May 2025 10:02 Since I'm trying to read the output of that and back-infer what it's doing to have a blow-by-blow breakdown of what it's doing is most helpful indeed.
I would probably recommend that you run the simulations and then look at the waveforms in GTKWave. That allows you to see not only what's going on with the input & output pins, but also shows what's in the internal shifter registers. It's also super easy to edit the test file to create any extra scenarios that you had in mind. No need to infer!
User avatar
Badwolf
Site sponsor
Site sponsor
Posts: 3043
Joined: 19 Nov 2019 12:09

Re: Shifter LOAD behaviour

Post by Badwolf »

Smonson wrote: 28 May 2025 11:29 I would probably recommend that you run the simulations and then look at the waveforms in GTKWave.
Thanks, yes, I'll do that.
No need to infer!
I only meant what my CPLD is doing. It's going: "aha, this is the seventeenth LOAD instruction since VBLANK, so this must be screen address offset 32".

Cheers,

BW
DFB1 Open source 50MHz 030 and TT-RAM accelerator for the Falcon
Smalliermouse ST-optimised USB mouse adapter based on SmallyMouse2
FrontBench The Frontier: Elite 2 intro as a benchmark
ijor
Posts: 825
Joined: 30 Nov 2018 20:45

Re: Shifter LOAD behaviour

Post by ijor »

Smonson wrote: 28 May 2025 11:29 I would probably recommend that you run the simulations and then look at the waveforms in GTKWave.
+1. A very wise advice.
http://github.com/ijor/fx68k 68000 cycle exact FPGA core
FX CAST Cycle Accurate Atari ST core
http://pasti.fxatari.com
User avatar
Badwolf
Site sponsor
Site sponsor
Posts: 3043
Joined: 19 Nov 2019 12:09

Re: Shifter LOAD behaviour

Post by Badwolf »

Just a quick follow up to this as I haven't had time to work on this at all for some time but I had a head-slap moment the other day.

The sampling works perfectly. I was talking nonsense.

Actually, that's not strictly true. The sampling was all over the shop, but only when I tried to show the results!

The problem? When trying to see the output I'm isolating the Glue's VSYNC and feeding in my own one! I was resetting my counter on the original VSYNC but MMU was seeing this new generated VSYNC. Utter confusion!

So, um... Whoops!

BW
DFB1 Open source 50MHz 030 and TT-RAM accelerator for the Falcon
Smalliermouse ST-optimised USB mouse adapter based on SmallyMouse2
FrontBench The Frontier: Elite 2 intro as a benchmark

Return to “HARDWARE DISCUSSIONS”

Who is online

Users browsing this forum: ClaudeBot and 6 guests