@dml ok so I had a soldering issue with the Max232 and the serial chip next to the CPU, this was preventing the comms from working.
What I did was to see if we had bus activity, which I did, so I'd check the data and address busses, if they are working, it's likely a fault with the serial chips.
Once you have the serial working then it will list each step, ie mfp ok, ram found at..... Etc.
Oh and that tiny chip next to the Eiffel chip I had the wrong way round as it was nearly impossible to see the pin 1 marking. I swapped it and then it all worked serial wise.
Also remove the 48mhz oscillator and put the 40 in, in case your atf1508 and the 68150 don't like the higher block speed.
dml attempts a Raven
-
PhilC
- Moderator

- Posts: 7440
- Joined: 23 Mar 2018 20:22
Re: dml attempts a Raven
If it ain't broke, test it to Destruction.
-
dml
- Posts: 842
- Joined: 15 Nov 2017 22:11
Re: dml attempts a Raven
Thanks for the tips - will see what I can find in that order.PhilC wrote: 07 Jul 2025 10:52 @dml ok so I had a soldering issue with the Max232 and the serial chip next to the CPU, this was preventing the comms from working.
What I did was to see if we had bus activity, which I did, so I'd check the data and address busses, if they are working, it's likely a fault with the serial chips.
Once you have the serial working then it will list each step, ie mfp ok, ram found at..... Etc.
Oh and that tiny chip next to the Eiffel chip I had the wrong way round as it was nearly impossible to see the pin 1 marking. I swapped it and then it all worked serial wise.
Also remove the 48mhz oscillator and put the 40 in, in case your atf1508 and the 68150 don't like the higher block speed.
I did try changing the MFPs since they are socketed but wasn't sure if they were critical for the UART since it has its own path. In any case it didn't change anything.
Will follow things back from serial inwards.
d:m:l
BadMooD d/l: https://www.leonik.net/dml/sec_bm.py
SVO30 d/l: https://www.leonik.net/dml/sec_svo30.py
Q2 engine d/l: https://www.leonik.net/dml/sec_q2.py
AGT project: https://www.leonik.net/dml/sec_agt.py
Atari page: http://www.leonik.net/dml/sec_atari.py
YT: https://www.youtube.com/@dmlTPT
BadMooD d/l: https://www.leonik.net/dml/sec_bm.py
SVO30 d/l: https://www.leonik.net/dml/sec_svo30.py
Q2 engine d/l: https://www.leonik.net/dml/sec_q2.py
AGT project: https://www.leonik.net/dml/sec_agt.py
Atari page: http://www.leonik.net/dml/sec_atari.py
YT: https://www.youtube.com/@dmlTPT
-
mikro
- Posts: 820
- Joined: 28 Aug 2017 23:22
- Location: Kosice, Slovakia
Re: dml attempts a Raven
Isn't that great, now you are nearly in the same spot as I am with my Falcon. :Ddml wrote: 07 Jul 2025 10:32- Power LED turns on/off with power button.
- 5v / 3.3v / 12v confirmed on rails, various ICs.
- Booting with ISA video cards (tested 2) shows no activity. Video remains dark.
- No activity over serial @ 115200/N-8-1.
-
dml
- Posts: 842
- Joined: 15 Nov 2017 22:11
Re: dml attempts a Raven
When I watch the data lines on the 68752 near the CPU, I see some kind of activity after a RESET. Looks like something digital is happening but it is not very tidy so difficult to say more than that.
When I look at the MAX3245 however, I see the VCC pin is sitting at 5V when the schematic says 3.3v. (pins 22,23,26 all at 5V)
The COM1:TXD seems to float up to about 7.5v.
[edit]
Some corrections....
One of the MAX3245 (U305) reads 3.3v for VCC and 7.3v at pins 27/28, which seems to be there for driving the serial levels.
The other MAX chip reads 5v for VCC and 6.0v at pins 27/28.
[edit]
Don't see anything wrong around here. Will go back to checking clocks everywhere.
J106 is still open - is that important? Can't see what it is supposed to do from the schematic.
Also I'm not sure how to configure J105 etc. to run things at a lower 'debugging' clock rate for capturing logic etc.
When I look at the MAX3245 however, I see the VCC pin is sitting at 5V when the schematic says 3.3v. (pins 22,23,26 all at 5V)
The COM1:TXD seems to float up to about 7.5v.
[edit]
Some corrections....
One of the MAX3245 (U305) reads 3.3v for VCC and 7.3v at pins 27/28, which seems to be there for driving the serial levels.
The other MAX chip reads 5v for VCC and 6.0v at pins 27/28.
[edit]
Don't see anything wrong around here. Will go back to checking clocks everywhere.
J106 is still open - is that important? Can't see what it is supposed to do from the schematic.
Also I'm not sure how to configure J105 etc. to run things at a lower 'debugging' clock rate for capturing logic etc.
d:m:l
BadMooD d/l: https://www.leonik.net/dml/sec_bm.py
SVO30 d/l: https://www.leonik.net/dml/sec_svo30.py
Q2 engine d/l: https://www.leonik.net/dml/sec_q2.py
AGT project: https://www.leonik.net/dml/sec_agt.py
Atari page: http://www.leonik.net/dml/sec_atari.py
YT: https://www.youtube.com/@dmlTPT
BadMooD d/l: https://www.leonik.net/dml/sec_bm.py
SVO30 d/l: https://www.leonik.net/dml/sec_svo30.py
Q2 engine d/l: https://www.leonik.net/dml/sec_q2.py
AGT project: https://www.leonik.net/dml/sec_agt.py
Atari page: http://www.leonik.net/dml/sec_atari.py
YT: https://www.youtube.com/@dmlTPT
-
sety
- Posts: 224
- Joined: 13 Aug 2018 08:47
Re: dml attempts a Raven
It is an optional user jumper for Nessi for future firmware revisions I'm told.dml wrote: 07 Jul 2025 11:59 J106 is still open - is that important? Can't see what it is supposed to do from the schematic.
Have you had a look at U304? It's one of those fine pitch things that are hard to notice open and shorts on. It's the one just to the upper left of the CPU.
-
dml
- Posts: 842
- Joined: 15 Nov 2017 22:11
Re: dml attempts a Raven
Looking at the ATF1508...
It is coming out of reset.
BCLK/83 = 40MHz
BCLK_X2/2 = 80MHz
CPUX2/10 = LOW
CLKEN/12 = 40MHz (?)
RW/28 = some pulsing after reset
Some activity on address lines too.
It is coming out of reset.
BCLK/83 = 40MHz
BCLK_X2/2 = 80MHz
CPUX2/10 = LOW
CLKEN/12 = 40MHz (?)
RW/28 = some pulsing after reset
Some activity on address lines too.
d:m:l
BadMooD d/l: https://www.leonik.net/dml/sec_bm.py
SVO30 d/l: https://www.leonik.net/dml/sec_svo30.py
Q2 engine d/l: https://www.leonik.net/dml/sec_q2.py
AGT project: https://www.leonik.net/dml/sec_agt.py
Atari page: http://www.leonik.net/dml/sec_atari.py
YT: https://www.youtube.com/@dmlTPT
BadMooD d/l: https://www.leonik.net/dml/sec_bm.py
SVO30 d/l: https://www.leonik.net/dml/sec_svo30.py
Q2 engine d/l: https://www.leonik.net/dml/sec_q2.py
AGT project: https://www.leonik.net/dml/sec_agt.py
Atari page: http://www.leonik.net/dml/sec_atari.py
YT: https://www.youtube.com/@dmlTPT
-
dml
- Posts: 842
- Joined: 15 Nov 2017 22:11
Re: dml attempts a Raven
Yeah I have been over all the small stuff several times with a microscope & pushed all the pins with a needle. Everything looks good. I'll do another round checking for shorts under the ICs but I doubt it.sety wrote: 07 Jul 2025 12:57 Have you had a look at U304? It's one of those fine pitch things that are hard to notice open and shorts on. It's the one just to the upper left of the CPU.
[edit]
Yep no shorts/bridges where they shouldn't be on the small ICs. Only those which match the schematic.
d:m:l
BadMooD d/l: https://www.leonik.net/dml/sec_bm.py
SVO30 d/l: https://www.leonik.net/dml/sec_svo30.py
Q2 engine d/l: https://www.leonik.net/dml/sec_q2.py
AGT project: https://www.leonik.net/dml/sec_agt.py
Atari page: http://www.leonik.net/dml/sec_atari.py
YT: https://www.youtube.com/@dmlTPT
BadMooD d/l: https://www.leonik.net/dml/sec_bm.py
SVO30 d/l: https://www.leonik.net/dml/sec_svo30.py
Q2 engine d/l: https://www.leonik.net/dml/sec_q2.py
AGT project: https://www.leonik.net/dml/sec_agt.py
Atari page: http://www.leonik.net/dml/sec_atari.py
YT: https://www.youtube.com/@dmlTPT
-
sety
- Posts: 224
- Joined: 13 Aug 2018 08:47
Re: dml attempts a Raven
Orientation of U101 and U102/105 (I cant remember which one) is correct? I walked straight into it and I'm not the first. They look identical but they mirror each other.
-
dml
- Posts: 842
- Joined: 15 Nov 2017 22:11
Re: dml attempts a Raven
Orientation correct - but I'll need to check the 74 ICs are all in the correct sites and not accidentally swapped over or something....sety wrote: 07 Jul 2025 13:27 Orientation of U101 and U102/105 (I cant remember which one) is correct? I walked straight into it and I'm not the first. They look identical but they mirror each other.
d:m:l
BadMooD d/l: https://www.leonik.net/dml/sec_bm.py
SVO30 d/l: https://www.leonik.net/dml/sec_svo30.py
Q2 engine d/l: https://www.leonik.net/dml/sec_q2.py
AGT project: https://www.leonik.net/dml/sec_agt.py
Atari page: http://www.leonik.net/dml/sec_atari.py
YT: https://www.youtube.com/@dmlTPT
BadMooD d/l: https://www.leonik.net/dml/sec_bm.py
SVO30 d/l: https://www.leonik.net/dml/sec_svo30.py
Q2 engine d/l: https://www.leonik.net/dml/sec_q2.py
AGT project: https://www.leonik.net/dml/sec_agt.py
Atari page: http://www.leonik.net/dml/sec_atari.py
YT: https://www.youtube.com/@dmlTPT
-
dml
- Posts: 842
- Joined: 15 Nov 2017 22:11
Re: dml attempts a Raven
Found something..... update soon....
I found 2 dry legs on the RAM SIMM, fixed those, all pins confirmed on the RAM board. No change in results though.
I found 2 dry legs on the RAM SIMM, fixed those, all pins confirmed on the RAM board. No change in results though.
d:m:l
BadMooD d/l: https://www.leonik.net/dml/sec_bm.py
SVO30 d/l: https://www.leonik.net/dml/sec_svo30.py
Q2 engine d/l: https://www.leonik.net/dml/sec_q2.py
AGT project: https://www.leonik.net/dml/sec_agt.py
Atari page: http://www.leonik.net/dml/sec_atari.py
YT: https://www.youtube.com/@dmlTPT
BadMooD d/l: https://www.leonik.net/dml/sec_bm.py
SVO30 d/l: https://www.leonik.net/dml/sec_svo30.py
Q2 engine d/l: https://www.leonik.net/dml/sec_q2.py
AGT project: https://www.leonik.net/dml/sec_agt.py
Atari page: http://www.leonik.net/dml/sec_atari.py
YT: https://www.youtube.com/@dmlTPT
Who is online
Users browsing this forum: ClaudeBot and 1 guest