Can all registered uses please login, even just for a few minutes..
It helps build a picture where our "good traffic" is coming from..
Thanks :)

68881 VHDL implementation

General discussions or ideas about hardware.
Kochise
Posts: 32
Joined: Mon Aug 24, 2026 2:18 pm

68881 VHDL implementation

Post by Kochise »

User avatar
exxos
Site Admin
Site Admin
Posts: 29051
Joined: Wed Aug 16, 2017 11:19 pm
Location: UK
Contact:

Re: 68881 VHDL implementation

Post by exxos »

Interesting!
User avatar
alexh
Site sponsor
Site sponsor
Posts: 1401
Joined: Tue Oct 17, 2017 4:51 pm
Location: Oxfordshire

Re: 68881 VHDL implementation

Post by alexh »

It's very big in terms of FPGA utilisation so I don't think we'll see it alongside cores in MiSTer. I don't know if it's representative of the original silicon, I don't know how much RAM, registers, ALU elements there were in the original.

Very nice thing to have though
Senior Principal ASIC Engineer - SystemVerilog, VHDL
Thalion Webshrine - http://thalion.atari.org
ST,STf,STfm,STe,MegaST,MegaSTe,Falcon060
A500+,A600,A4000/060,CD32,CDTV
Kochise
Posts: 32
Joined: Mon Aug 24, 2026 2:18 pm

Re: 68881 VHDL implementation

Post by Kochise »

There's a "LITE" version (see "fpu_lite_g => true"), the same as the 040 subset that needs the software emulation package for the missing instructions.
User avatar
alexh
Site sponsor
Site sponsor
Posts: 1401
Joined: Tue Oct 17, 2017 4:51 pm
Location: Oxfordshire

Re: 68881 VHDL implementation

Post by alexh »

I'm not sure how useful the Lite version will be for non 040 implementations? At least for pre-compiled software?

IIUC 040 uses a different method of accessing the registers than 020 and 030? They use the co-processor bus and Line-F traps or something (this is not my area of expertise). There is a chance software compiled for those CPU/FPU combos are likely to expect the full instruction set? But who knows?

Nice thing to have definitely.
Senior Principal ASIC Engineer - SystemVerilog, VHDL
Thalion Webshrine - http://thalion.atari.org
ST,STf,STfm,STe,MegaST,MegaSTe,Falcon060
A500+,A600,A4000/060,CD32,CDTV
Kochise
Posts: 32
Joined: Mon Aug 24, 2026 2:18 pm

Re: 68881 VHDL implementation

Post by Kochise »

Obviously is "saves" ~57-60% LUT, hence make it possible to fit smaller FPGA.
User avatar
alexh
Site sponsor
Site sponsor
Posts: 1401
Joined: Tue Oct 17, 2017 4:51 pm
Location: Oxfordshire

Re: 68881 VHDL implementation

Post by alexh »

Senior Principal ASIC Engineer - SystemVerilog, VHDL
Thalion Webshrine - http://thalion.atari.org
ST,STf,STfm,STe,MegaST,MegaSTe,Falcon060
A500+,A600,A4000/060,CD32,CDTV
Kochise
Posts: 32
Joined: Mon Aug 24, 2026 2:18 pm

Re: 68881 VHDL implementation

Post by Kochise »

If everyone is copying each other, now waiting for 68030 in VHDL.

No, 68060...
User avatar
alexh
Site sponsor
Site sponsor
Posts: 1401
Joined: Tue Oct 17, 2017 4:51 pm
Location: Oxfordshire

Re: 68881 VHDL implementation

Post by alexh »

Kochise wrote: Mon Sep 21, 2026 2:30 pm now waiting for 68030 in VHDL
Same guy as above has one in SystemVerilog.

https://github.com/harrowm/MH030

I don't see why you'd want VHDL. The world went (System) Verilog 15 years ago. And FPGA tools don't care. They mix and match modules/components in different languages no problem.

But if you needed to, you could use one of the tools available to convert to VHDL and use Formal Verification (Formality / YoSys) to prove it was identical.
Senior Principal ASIC Engineer - SystemVerilog, VHDL
Thalion Webshrine - http://thalion.atari.org
ST,STf,STfm,STe,MegaST,MegaSTe,Falcon060
A500+,A600,A4000/060,CD32,CDTV
Kochise
Posts: 32
Joined: Mon Aug 24, 2026 2:18 pm

Re: 68881 VHDL implementation

Post by Kochise »

VHDL, Verilog, whatever, provided we can get a cycle exact Motorola CPU implementation that we can use to create new boards and accelerators...
Post Reply

Return to “HARDWARE DISCUSSIONS”