Page 56 of 60

Re: TF CD32 Riser Revision 2 Design Complete

Posted: 02 Jan 2021 15:54
by terriblefire
arkadiusz.makarenko wrote: 02 Jan 2021 15:33 Ufff. I started nervously biting my nails :D
There is an issue.

Something between the TF accelerators and the riser is resulting in the reset line being held low. every now and again it pops out of that mode but i can for sure see the reset lines held low..

Is reset from the riser floating when not set?

EDIT: also sysinfo with the TF360 reports 21 instead of 70.. so defo some performance left of the table.

Re: TF CD32 Riser Revision 2 Design Complete

Posted: 02 Jan 2021 16:09
by arkadiusz.makarenko
terriblefire wrote: 02 Jan 2021 15:54
arkadiusz.makarenko wrote: 02 Jan 2021 15:33 Ufff. I started nervously biting my nails :D
There is an issue.

Something between the TF accelerators and the riser is resulting in the reset line being held low. every now and again it pops out of that mode but i can for sure see the reset lines held low..

Is reset from the riser floating when not set?
I have KBD_Clock set up for Open Drain, and I pull it low when required.
But On STM32 startup I have moment when keyboard do the reset?

Re: TF CD32 Riser Revision 2 Design Complete

Posted: 02 Jan 2021 16:12
by terriblefire
arkadiusz.makarenko wrote: 02 Jan 2021 16:09
terriblefire wrote: 02 Jan 2021 15:54

There is an issue.

Something between the TF accelerators and the riser is resulting in the reset line being held low. every now and again it pops out of that mode but i can for sure see the reset lines held low..

Is reset from the riser floating when not set?
I have KBD_Clock set up for Open Drain, and I pull it low when required.
But On STM32 startup I have moment when keyboard do the reset?
yeah for some reason its not coming out of that. I had an older version of the firmware i hacked that ran the keyboard reset to the motherboard right at the moment the arm boots. and that worked really well.

CD32 reset setup is the worst of any amiga btw.

Re: TF CD32 Riser Revision 2 Design Complete

Posted: 02 Jan 2021 16:37
by arkadiusz.makarenko
terriblefire wrote: 02 Jan 2021 16:12
arkadiusz.makarenko wrote: 02 Jan 2021 16:09

I have KBD_Clock set up for Open Drain, and I pull it low when required.
But On STM32 startup I have moment when keyboard do the reset?
yeah for some reason its not coming out of that. I had an older version of the firmware i hacked that ran the keyboard reset to the motherboard right at the moment the arm boots. and that worked really well.

CD32 reset setup is the worst of any amiga btw.
I have deeply modified keyboard routine to avoid long blocking delays. Maybe I am sloppy somewhere with setting modes or there are empty sends triggeredby timer.

With performance, there is still some room for improvement I guess, but I don't think it will match 1:1.

Re: TF CD32 Riser Revision 2 Design Complete

Posted: 02 Jan 2021 16:44
by terriblefire
I think for the keyboard you can block all day because its clocked. It doesnt matter if the CPLD interrupts.

Re: TF CD32 Riser Revision 2 Design Complete

Posted: 02 Jan 2021 16:51
by arkadiusz.makarenko
terriblefire wrote: 02 Jan 2021 16:44 I think for the keyboard you can block all day because its clocked. It doesnt matter if the CPLD interrupts.
my main loop routine manages registeres and usb hid report decode etc. Plus If I ever look at FlashFloppy or soundcard like 10ms (?) waits between each key send seemed as waste of resources.

Re: TF CD32 Riser Revision 2 Design Complete

Posted: 02 Jan 2021 16:55
by terriblefire
arkadiusz.makarenko wrote: 02 Jan 2021 16:51
terriblefire wrote: 02 Jan 2021 16:44 I think for the keyboard you can block all day because its clocked. It doesnt matter if the CPLD interrupts.
my main loop routine manages registeres and usb hid report decode etc. Plus If I ever look at FlashFloppy or soundcard like 10ms (?) waits between each key send seemed as waste of resources.
Ah fair enough. I need to dig into what is holding the reset line low.

Re: TF CD32 Riser Revision 2 Design Complete

Posted: 02 Jan 2021 17:05
by arkadiusz.makarenko
terriblefire wrote: 02 Jan 2021 16:55
arkadiusz.makarenko wrote: 02 Jan 2021 16:51

my main loop routine manages registeres and usb hid report decode etc. Plus If I ever look at FlashFloppy or soundcard like 10ms (?) waits between each key send seemed as waste of resources.
Ah fair enough. I need to dig into what is holding the reset line low.

KBD_Clock is on Port B the same as Data lines, so maybe mode is being changed for this pin during bus data write?
I will have a look at this hopefully tonight.

Re: TF CD32 Riser Revision 2 Design Complete

Posted: 02 Jan 2021 18:36
by terriblefire
Just FYI..

here is the times you're getting
bfe001.JPG

Re: TF CD32 Riser Revision 2 Design Complete

Posted: 02 Jan 2021 18:59
by arkadiusz.makarenko
Could you check this? @terriblefire
There are two changes, KBD_Clock is fixed to one setting Open Drain and never reconfigured. I checked on datawrites and seems to be ok.
second change is simple optimization -OFast insead of -ODebug maybe speed will be a little but better?