BLITTER RE-CREATION THOUGHTS

Progress on our FPGA cores.
slingshot
Posts: 17
Joined: Mon Nov 11, 2019 1:18 pm

Re: BLITTER RE-CREATION THOUGHTS

Post by slingshot »

exxos wrote: Mon Nov 11, 2019 6:15 pm
The ST 32MHz we tried with Suska blitter and it malfunction really badly. https://www.exxosforum.co.uk/forum/viewt ... 220#p27218 But the ST's 32MHz clock isn't very strong, it cannot really drive anything other than shifter.. but thats a lot of other problems which I won't go into here.

Yeah time is a problem for everyone. I think we will have the blitter core copied into Quartus by the end of the year.. as to if we copy it correctly is another matter :)
As I see, the Suska blitter is designed for the original 8MHz clock. I might test it with the MiST core and see how it performs there.
slingshot
Posts: 17
Joined: Mon Nov 11, 2019 1:18 pm

Re: BLITTER RE-CREATION THOUGHTS

Post by slingshot »

exxos wrote: Mon Nov 11, 2019 6:15 pm Yeah time is a problem for everyone.
It just not a "not enough time" problem. It's simply a lot of work to do (and verify).
User avatar
exxos
Site Admin
Site Admin
Posts: 24083
Joined: Wed Aug 16, 2017 11:19 pm
Location: UK
Contact:

Re: BLITTER RE-CREATION THOUGHTS

Post by exxos »

slingshot wrote: Mon Nov 11, 2019 6:51 pm As I see, the Suska blitter is designed for the original 8MHz clock.
But it doesn't work on 8MHz at correct speed.. thats the problem.
https://www.exxosforum.co.uk/atari/ All my hardware guides - mods - games - STOS
https://www.exxosforum.co.uk/atari/store2/ - All my hardware mods for sale - Please help support by making a purchase.
viewtopic.php?f=17&t=1585 Have you done the Mandatory Fixes ?
Just because a lot of people agree on something, doesn't make it a fact. ~exxos ~
People should find solutions to problems, not find problems with solutions.
slingshot
Posts: 17
Joined: Mon Nov 11, 2019 1:18 pm

Re: BLITTER RE-CREATION THOUGHTS

Post by slingshot »

Just tried the Suska's blitter with the MiST core, and its state machine just got stuck. I think I see where's the problem (the clocking - some signals are active when CLK=0, then it checks for it at a rising_edge block, I wonder how it's supposed to work). I might try to fix it, and will see how it performs.
User avatar
Icky
Site Admin
Site Admin
Posts: 4004
Joined: Sun Sep 03, 2017 10:57 am
Location: UK

Re: BLITTER RE-CREATION THOUGHTS

Post by Icky »

slingshot wrote: Tue Nov 12, 2019 10:45 am Just tried the Suska's blitter with the MiST core, and its state machine just got stuck. I think I see where's the problem (the clocking - some signals are active when CLK=0, then it checks for it at a rising_edge block, I wonder how it's supposed to work). I might try to fix it, and will see how it performs.
If you could take a look that would be great.
slingshot
Posts: 17
Joined: Mon Nov 11, 2019 1:18 pm

Re: BLITTER RE-CREATION THOUGHTS

Post by slingshot »

I've succesfully integrated the Suska's blitter in the MiST core. Added a small patch, which fixed the clocking:
https://github.com/gyurco/MiSTery/commi ... 6f252776f7
Basically converted to a two-phase clock-enable structure, that means you need at least 16MHz clock for a 8MHz effective operation (the same used in Ijor's FX68K).
However this blitter is not cycle-exact, STe demos are usually garbled. GEM and the STe test cartridge passes. Kwikutils benchmark show some operations slightly faster, some slower than the original. Don't think it would be good for a perfect replacement of the original chip.
User avatar
Cyprian
Posts: 411
Joined: Fri Dec 22, 2017 9:16 am
Location: Poland

Re: BLITTER RE-CREATION THOUGHTS

Post by Cyprian »

"Release the bus for 64 CLK cycles." - it uses wrong cycle split scheme
Lynx I / Mega ST 1 / 7800 / Portfolio / Lynx II / Jaguar / TT030 / Mega STe / 800 XL / 1040 STe / Falcon030 / 65 XE / 520 STm / SM124 / SC1435
DDD HDD / AT Speed C16 / TF536 / SDrive / PAK68/3 / Lynx Multi Card / LDW Super 2000 / XCA12 / SkunkBoard / CosmosEx / SatanDisk / UltraSatan / USB Floppy Drive Emulator / Eiffel / SIO2PC / Crazy Dots / PAM Net
http://260ste.atari.org
User avatar
exxos
Site Admin
Site Admin
Posts: 24083
Joined: Wed Aug 16, 2017 11:19 pm
Location: UK
Contact:

Re: BLITTER RE-CREATION THOUGHTS

Post by exxos »

slingshot wrote: Tue Nov 12, 2019 8:25 pm I've succesfully integrated the Suska's blitter in the MiST core. Added a small patch, which fixed the clocking:
https://github.com/gyurco/MiSTery/commi ... 6f252776f7
Basically converted to a two-phase clock-enable structure, that means you need at least 16MHz clock for a 8MHz effective operation (the same used in Ijor's FX68K).
However this blitter is not cycle-exact, STe demos are usually garbled. GEM and the STe test cartridge passes. Kwikutils benchmark show some operations slightly faster, some slower than the original. Don't think it would be good for a perfect replacement of the original chip.
Icky has the test board hooked up, so hopefully he can plug your code into our board to test.

But what does it benchmark at overall ? compared to the original suska code ?
https://www.exxosforum.co.uk/atari/ All my hardware guides - mods - games - STOS
https://www.exxosforum.co.uk/atari/store2/ - All my hardware mods for sale - Please help support by making a purchase.
viewtopic.php?f=17&t=1585 Have you done the Mandatory Fixes ?
Just because a lot of people agree on something, doesn't make it a fact. ~exxos ~
People should find solutions to problems, not find problems with solutions.
User avatar
Icky
Site Admin
Site Admin
Posts: 4004
Joined: Sun Sep 03, 2017 10:57 am
Location: UK

Re: BLITTER RE-CREATION THOUGHTS

Post by Icky »

exxos wrote: Tue Nov 12, 2019 8:57 pm
slingshot wrote: Tue Nov 12, 2019 8:25 pm I've succesfully integrated the Suska's blitter in the MiST core. Added a small patch, which fixed the clocking:
https://github.com/gyurco/MiSTery/commi ... 6f252776f7
Basically converted to a two-phase clock-enable structure, that means you need at least 16MHz clock for a 8MHz effective operation (the same used in Ijor's FX68K).
However this blitter is not cycle-exact, STe demos are usually garbled. GEM and the STe test cartridge passes. Kwikutils benchmark show some operations slightly faster, some slower than the original. Don't think it would be good for a perfect replacement of the original chip.
Icky has the test board hooked up, so hopefully he can plug your code into our board to test.

But what does it benchmark at overall ? compared to the original suska code ?
Thanks slingshot.

Just trying to figure out how to sort out the CLK_EN_p and CLK_EN_n what with that and the distraction of almost getting my printer to do a first ever print this evening :)
slingshot
Posts: 17
Joined: Mon Nov 11, 2019 1:18 pm

Re: BLITTER RE-CREATION THOUGHTS

Post by slingshot »

Cyprian wrote: Tue Nov 12, 2019 8:52 pm "Release the bus for 64 CLK cycles." - it uses wrong cycle split scheme
I've also changed that back to 64/64.

I don't know how the original performs, but my main interest is demo compatibility, which require cycle perfect operation, and it's hard to achieve without having this as a design goal from the beginning. That's why I'm interested in the re-creation from the schematics.
Post Reply

Return to “FPGA DEVELOPMENT”